Embedded Debugger MCP

Unclaimed

by Adancurusul

MCP server + CLI + Codex/Claude skill for embedded debugging via probe-rs or OpenOCD — ARM Cortex-M, RISC-V, and Xtensa (ESP32), with AI crash diagnosis

Unclaimed listing

Is this your MCP server?

This listing was auto-indexed from the public record. Claim it to edit the page, set compatibility and unlock growth tools. Takes under two minutes.

Claim this server

Tools (24)

clear_breakpoint

Clear a hardware breakpoint.

connect

Open a probe session for a target chip.

diagnose_fault

Read the Cortex-M SCB fault registers (CFSR/HFSR/MMFAR/BFAR/SHCSR/CPUID) plus PC/SP/LR in one call and return a compact structured evidence bundle with the set fault bits. Reports raw evidence; it does not assert a root cause. Halt the target first.

disconnect

Drop the session and clean up resources.

flash_erase

Erase flash when erase permissions are enabled.

flash_program

Program ELF, HEX, or BIN files through probe-rs flash algorithms.

flash_verify

Compare raw expected data with target flash contents.

get_status

Read core/session status.

halt

Halt core execution.

list_probes

Discover connected debug probes.

probe_info

Show active session information.

read_memory

Read target memory with configured size/range limits.

reset

Reset the core. Only the implemented hardware-style reset path is accepted.

rtt_attach

Attach to a SEGGER RTT control block.

rtt_channels

List discovered RTT channels.

rtt_detach

Detach RTT.

rtt_read

Read from an up channel with max byte and timeout limits.

rtt_write

Write to a down channel.

run

Resume execution.

run_firmware

Erase, program, reset/run, and optionally attach RTT.

set_breakpoint

Set a hardware breakpoint.

step

Single-step one instruction.

unwind_exception

Unwind the stack after a crash and map each frame to a source line. On the probe-rs backend, returns a full DWARF backtrace (function + file:line per frame) via probe-rs's own unwinder; on the OpenOCD backend, reads the Cortex-M exception stack frame and maps the faulting PC / caller LR to source li

write_memory

Write target memory when enabled by configuration.